1. Jackson, P., C. Chan, C. Rader, J. Scalera, and M. Vai. 2004. A systolic FFT architecture for real time FPGA Systems. Proceedings of the Eighth Annual High Performance Embedded Computing Workshop. MIT Lincoln Laboratory, Lexington, Mass. Available online at http://www.ll.mit.edu/HPEC/agenda04.htm.
2. Kung, H.T. and C.E. Leiserson. 1978. Systolic arrays (for VLSI). Sparse Matrix Proceedings 1978 256-282. Philadelphia: Society for Industrial and Applied Mathematics (SIAM).
3. Nguyen, H., J. Haupt, M. Eskowitz, B. Bekirov, J. Scalera, T. Anderson, M. Vai, and K. Teitelbaum. 2005. High-performance FPGA-based QR decomposition. Proceedings of the Ninth Annual High Performance Embedded Computing Workshop. MIT Lincoln Laboratory, Lexington, Mass. Available online at http://www.ll.mit.edu/HPEC/agendas/proc05/agenda.html.