1. Failure Analysis of Integrated Circuits
2. Lam, D., and Y. K. Swee. "Electrical Failure Analysis in High Density DRAMs." InIEEE International Workshop on Memory Technology, Design and Test Symposium, 24, 1994.
3. Automated diagnosis in testing and failure analysis
4. Saxena, J., K. M. Butler, H. Balachandran, D. B. Lavo, B. Chess, T. Larrabee, and F. J. Ferguson. Proceedings IEEE International Test Conference, 887, 1997.
5. Pore, M., G. Gilfeather, and L. Levy. "Risk Assessment in Signature Analysis." Proceedings International Symposium for Testing and Failure Analysis, 177, 1996.