1. B. Doris Extreme scaling with ultra-thin Si channel MOSFETs, IEDM '02, Tech. Dig., pp.267-270, 2002.
2. C. Raynaud, SOI Process Integration, Short Course, IEEE SOI Conf., Durango, Colorado, October 2001.
3. L. E. Thon 0 MHz 12b digital filters in 0.8-0.25 µm bulk and SOI CMOS technologies, Int. Symp. on Low-Power Electronics, pp.89-92, 12-14August 1996.
4. M. Itoh Fully depleted SIMOX SOI process technology for low-power digital and RF device, Silicon on Insulator Technology and Devices, Proc. 10th Int. Symp. Electrochemical Society, Washington, D.C., March25-29,2001, pp.331-336.