1. T.G. Noll, E. De Man, Pushing the performances limits due to power dissipation of future ULSI chips, IEEE Int. Symp. on Circuits and Syst., ISCAS '92, San Diego, CA, May10-13,1992, pp.1652-1655.
2. J-M. Masgonty Technology- and power-supply-independent cell library, IEEE CICC '91, San Diego, CA, May 12-15, 1991, Conf. 25.5.
3. A. Nève Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS, Proc. ISLPED '02, Monterey, CA, August12-14,2002, pp.108-111.
4. S. Nikolaidis and A. Chatzigeorgiou, Circuit-level low-power design, Chapter 4 in Designing CMOS Circuits for Low-Power, D. Soudris, C. Piguet, and C. Goutis, Eds. Kluwer Academic Press, Dordrecht, 2002.
5. L.G. Heller Cascode voltage switch logic: a differential CMOS logic family, Proc. ISSCC 1984, San Francisco, CA, February 12-14, pp.16-17.