1. A Logic Nanotechnology Featuring Strained-Silicon
2. Doris, B. et al., Extreme scaling with ultra-thin silicon channel MOSFET's (XFET), IEEE IEDM, San Francisco, CA, 2002, p.267.
3. Wong, H.S.P., Frank, D.J., and Solomon, P.M. Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation, IEEE IEDM, San Francisco, CA, 1998, p.407.
4. Hergenrother, J.M. et al., The vertical replacement-gate (VRG) MOSFET: A 50-nm vertical MOSFET with lithography-independent gate length, IEEE IEDM, Washington, DC, 1999, p.75.