1. T. Conte, K. Menezes, P. Mills, and B. Patel. Optimization of instruction fetch mechanisms for high issue rates. 22nd International Symposium on Computer Architecture, pages333-344, June 1995.
2. M. de Alba and D. Kaeli. Path-based hardware loop prediction. 4th International Conference on Control, Virtual Instrumentation and Digital Systems, Aug 2002.
3. M. de Alba and D. Kaeli. Characterization and evaluation of hardware loop unrolling. Boston Area Architecture Workshop (BARC-2003), Jan 2003.
4. D. Friendly, S. Patel, and Y. Patt. Alternative fetch and issue policies for the trace cache fetch mechanism. 30th International Symposium on Microarchitecture, pages24-33, Dec 1997.
5. Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example