1. N. P. Jouppi and D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, inProceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, pp.272-282, April 1989.
2. M. D. Smith, M. Johnson, and M. A. Horowitz, Limits on multiple instruction issue, inProceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, pp.290-302, April 1989.
3. M. A. Schuette and J. P. Shen, An instruction-level performance analysis of the Multiflow TRACE 14/300, inProceedings of the 24th International Workshop on Microprogramming and Microarchitecture, pp.2-11, November 1991.
4. T. M. Conte, K. Menezes, P. Mills, and B. Patel, Optimization of instruction fetch mechanisms for high issue rates, inProceedings of the 22nd Annual International Symposium on Computer Architecture, pp.333-344, June 1995.
5. E. Rotenberg, S. Bennett, and J. E. Smith, Trace cache: A low latency approach to high bandwidth instruction fetching, inProceedings of the 29th International Symposium on Microarchitecture, pp.24-34, December 1996.