1. T Ghani et al. A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. Technical Digest of the IEEE International Electron Devices Meeting, San Francisco, 2003, pp.978-980.
2. A Logic Nanotechnology Featuring Strained-Silicon
3. S Thompson et al. A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 mm2SRAM Cell. Technical Digest of the IEEE International Electron Devices Meeting, Washington, 2002, pp.61-64.
4. GE Moore. No exponential is forever. ISSCC, San Francisco, CA, 2003.
5. GE Moore. Progress in digital integrated electronics. IEDM Tech. Dig. 11-13, 1975.