1. A Modification of Lee's Path Connection Algorithm
2. P. Bannerjee and M. Jones, "A Parallel Simulated Annealing Algorithm for Stardard Cell Placement on A Hypercube Computer," Proc. IEEE Int. Conf. Comput. Design, p.34, 1986.
3. A. Chatterjee and R. Hartley, "A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing," Proc. Design Autom. Conf., pp.36-39, 1990.
4. P. A. Eichenberger, Fast Symbolic Layout Translation for Custom VLSI Integrated Circuits, Ph.D. thesis,Stanford University, Stanford, CA, 1986.
5. An architecture for electrically configurable gate arrays