1. Nakagawa, A. "Impact of dielectric isolation technology on power ICs (Invited)," Proc. of ISPSD, 1991, 16.
2. Tarui, Y., Hayashi, Y., and Sekigawa, T. "Diffusion self-aligned MOST: a new approach for high speed device," Proc. of the 1st Conference on Solid State Devices, Tokyo, 1969, 105.
3. Wrathall, R. S., Tam, D. T., Terry, L., and Rob, S. P. "Integrated circuits for the control of high power," IEDM Tech. Digest, 1983, 408.
4. Beasom, J. D. "A process for simultaneous fabrication of vertical npn and pnp's and p-ch MOS devices," IEDM Tech. Digest, 1973, 41.