1. P. E. Garrou and E. J. Vardaman, 3D Integration at the Wafer Level, TechSearch International, Austin, Texas, p.4-8 (2006).
2. J. C. Eloy, 3D TSV Interconnects : Devices and Systems - 2008 Report, Yole Development, Lyon, France, p.5-13 (2008).
3. S. Cheramy, J. Charbonnier, D. Henry, A. Astier, P. Chausse, M. Neyret, C. Brunet-Manquat, S. Verrun, N. Sillon, L. Bonnot, X. Gagnard, and J. Vittu, "3D integration process flow for set-top box application: description of technology and electrical results0022, ISBN 978-1-4244-4722-0 IEEE, inProc. European Microelectronics and Packaging Conference (EMPC) (2009).
4. T. Jiang and S. Luo, "3D integration - present and future0022, ISBN 978-1-4244-2118-3 IEEE, inProc. 10thElectronics Packaging Technology Conference (EPTC) (2008).