1. Modeling Process Variability in Scaled CMOS Technology
2. Strained-Si Heterostructure Field Effect Devices
3. T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors, IEEE IEDM Tech. Dig., 978-980, 2003.
4. T. K. Maiti, S. S. Mahato, S. K. Sarkar, and C. K. Maiti, Performance Enhancement of p-MOSFETs with Embedded SiGe Source/Drain on Hybrid Orientation Substrates, Proc. Int. Conf. Ultimate Integration Silicon (ULIS 2007), Belgium, pp.26-30, 2007.
5. Y.C. Yeo, J. Sun, and E. H. Ong, Strained Channel Transistor Using Strain Field Induced by Source and Drain Stressors, Proc. Mat. Res. Soc. Symp., 809, B10.4.1-B10.4.6,2004.