1. Benini, L., Siegel, P., and Micheli, G. D. 1994. Automated synthesis of gated clocks for power reduction in sequential circuits. IEEE Design and Test of Computers, pp.32-41, IEEE.
2. Chuang, L. P., Chang, M. H., Huang, P. T., Kan, C. H., and Hwang, W. 2008. A 5.2mW all-digital fast-lock self-calibrated multiphase DLL. Proceedings of International Symposium on Circuits and Systems, May 18-21, Seattle, WA, IEEE, pp.3342-3345.
3. Deogun, H. S., Rao, R. R., Sylvester, D., and Blaauw, D. 2004. Leakage- and crosstalkaware bus encoding for total power reduction. Proceedings of Design Automation Conference, July 7-11, San Diego, CA, pp.779-782.
4. Ghoneima, M. and Ismail, Y. 2004. Low power coupling-based encoding for on-chip buses. Proceedings of IEEE International Symposium on Circuits and Systems, May 23-26, Vancouver, BC, Canada, IEEE, pp.325-328.