1. H. Iwai, CMOS Scaling toward sub-10nm Regime, Proc. Int. Symp. Electron Device Microwave Optoelectronic Appl., 30-34, 2003.
2. FinFETs and Other Multi-Gate Transistors
3. CMOS Circuit Performance Enhancement by Surface Orientation Optimization
4. Analysis of the Parasitic S/D Resistance in Multiple-Gate FETs
5. T. K. Ming, Strain Engineering for Advanced Transistor Structure, PhD thesis,National University of Singapore, 2008.