1. An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration
2. Andreasson, D. and Kumar, S. 2004. On improving best-effort throughput by better utilization of guaranteed-throughput channels in an on-chip communication system. Proceedings of the IEEE Norchip Conference, pp.265-268, Oslo, Norway.
3. Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip
4. Balfour, J. and Dally, W. J. 2006. Design tradeoffs for tiled CMP on-chip networks. Proceedings of the ACM International Conference on Supercomputing (ICS), pp.187-198, Christchurch, New Zealand.