1. 1. J. Sabatini, “GE's High-Density Overlay Technology,” Surface-Mount Technology, 6 (1992) 18.
2. 2. W. Daum, W. Burdick, and R. A. Fillion, “Overlay High-Density Interconnect: A Chips-First Multichip Module Technology”, Computer, 26 (1993) 23.
3. 3. T. Meyer, “eWLB System in Package-Possbilities and Requirements,” IWLPC Proceedings, 160 (2010).
4. 4. Kang, I.S, “Wafer Level Embedded System in Package (WL-ESiP) for 3D SiP Solution,” IWLPC Proceedings, (2010) 153.
5. 5. B. Rogers, C. Scanlan, and T. Olson, “Implementation of a fully molded fan-out packaging technology”, IWLPC (2013).