Ceria-Based Abrasive Composite to Improve MRR of SiO2 in 3D-NAND

Author:

Zhaoxia Yang,Zhang BaoguoORCID,Xiaofan Yang,Ye Li,Haoran Li

Abstract

The effect of ceria abrasive compound with zirconia and silica on polishing performance of SiO2 dielectric was studied. The results show that adding zirconia and silica to the ceria slurry can improve the polishing performance of SiO2 dielectric. When the mass ratio of ceria and zirconia is 4:3, the material removal rate (MRR) of SiO2 dielectric is increased to 218.6 nm min−1 at pH 3. Meanwhile, under the same pH, when the ratio of ceria to silica is 2:1, the MRR of SiO2 dielectric is 228.8 nm min−1. But the MRR reaches the highest at pH 5, the MRR of SiO2 dielectric reached 477.7 nm min−1 after the combination of ceria and zirconia, and 538.2 nm min−1 after the composite of ceria and silica. With the increase of the average particle size of silica, the MRR of SiO2 dielectric increases gradually. When the silica particle size is 80 nm, the MRR of SiO2 dielectric is the highest of 538.2 nm min−1. When using PL-3 instead of alkaline silica to verify the polishing rate of TEOS dielectric and Si3N4, the removal rate of TEOS dielectric reached 1080.6 nm min−1, the removal rate of Si3N4 was only 91.9 nm min−1, and the removal rate selectivity was 11.75:1. At the same time, the surface roughness of SiO2 dielectric is also decreased after the abrasive mixture.

Funder

One Hundred Talent Project of Hebei Province of China

Publisher

The Electrochemical Society

Subject

Electronic, Optical and Magnetic Materials

Reference18 articles.

1. 0.67 μm2 self-aligned shallow trench isolation cell (SA-STI cell) for 3 V-only 256 Mbit NAND EEPROMs;Aritome;International Electron Devices Meeting,1994

2. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme;Suh;International Solid-State Circuits Conference,1995

3. A 117-mm2 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications;Jung;International Solid-State Circuits Conference,1996

4. A novel isolation-scaling technology for NAND EEPROMs with the minimized program disturbance;Satoh;International Electron Devices Meeting,1997

5. A negative V/sub th/ cell architecture for highly scalable, excellently noise-immune, and highly reliable NAND flash memories;Takeuchi;Journal of Solid-State Circuits,1999

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Research on the Dispersion Stability and Polishing Performance of Ceria Slurry;2023 China Semiconductor Technology International Conference (CSTIC);2023-06-26

2. Study on Preparation and Polishing Performance of Ceria Slurry;2022 China Semiconductor Technology International Conference (CSTIC);2022-06-20

3. Structural regulation and polishing performance of dendritic mesoporous silica (D-mSiO2) supported with samarium-doped cerium oxide composites;Advanced Powder Technology;2022-06

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3