1. Optimization of a Shallow Trench Isolation Process for Improved Planarization
2. S. P. Murarka, I. V. Verner, and R. J. Gutmann ,Cu-Fundamental Mechanisms for Microelectronic Applications, John Wiley & Sons, Inc., New York (2000).
3. D. D. Hosali, A. R. Sethuraman, J. F. Wang, and L. K. Cook , inProceedings of the CMP-MIC Conference, IMIC, p. 52 (1997).
4. K. Itabashi, S. Tsuboi, H. Nakamura, K. Hashimoto, W. Fujuda, and I. Sasai , inSymposium on VLSI Digest, IEEE, 21 (1997).
5. S. Wolf and R. N. Tauber ,Silicon Processing for the VLSI Era, 2nd ed., Lattice Press, Sunset Beach, CA (1999).