Author:
OMESH I.,LIKITHA A., , ,SUPRIYA B.,YAMINI Y.,ADITYA D., , ,
Reference9 articles.
1. Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates
2. Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style
3. Leakage current: Moore's law meets static power
4. Paradhasaradhi, D., & Anusudha, K. (2013). An area
efficient enhanced SQRT carry select adder. International
Journal of Engineering Research and Applications, 3(6),
876-880.
5. Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B.
(2002). Digital Integrated Circuits (Vol. 2). Englewood Cliffs:
Prentice hall.