Development of a control path VHDL code generator for hardware development

Author:

Marcus Lloyde George1,Brandon Joseph1

Affiliation:

1. University of the West Indies

Abstract

The Very High-Speed Integration Circuit HDL (VHDL) is widely used to implement digital electronic systems. The VHDL language can be difficult to learn, so it is necessary to simplify and speed up the process of implementing digital electronic components through a hardware description with a minimal understanding of the VHDL language. This paper entails the design and development of a Graphical User Interface (GUI) capable of generating VHDL code for ControlPaths using specified state transition tables and state diagrams. This application was created using the Matrix Laboratory (MATLAB). Application Builder as the development platform. After development, the system went through unit testing and integration testing, after which acceptance testing was carried out. The results of the acceptance tests showed that the software is very effective in quickly generating VHDL code for ControlPaths.

Publisher

i-manager Publications

Subject

General Earth and Planetary Sciences,General Environmental Science

Reference12 articles.

1. Areno, M. C. (2007). Automated Constraint-Based Hardware Architecture Generation For Reconfigurable Computing Systems. Utah State University.

2. Davis, B. (2018). Is VHDL easy to learn? Retrieved from https://www.mvorganizing.org/is-vhdl-easy-to-learn/

3. Improving implementation of code generators: A regular-expression approach

4. Hamdan, M. K. (2018). VHDL Auto-Generation Tool for Optimized Hardware Acceleration of Convolutional Neural Networks on FPGA (VGT) (Doctoral dissertation, Iowa State University).

5. Kalage, A. A., Jape, V. M., Tade, S. V., Hapse, M. M., & Dabhade, R. G. (2009). Modeling and simulation of FPGA based direct torque control of induction motor drive. International Journal of recent trends in Engineering, 1(4), 72-74.

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Verification of Synthesized by the IP-core Generator Multipliers of Extended Galois Fields GF(pn) Elements;2023 13th International Conference on Dependable Systems, Services and Technologies (DESSERT);2023-10-13

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3