Publisher
Zhejiang University Press
Reference32 articles.
1. Anjaneyulu O, Reddy CVK, 2023. A novel design of full adder cell for VLSI applications. Int J Electron, 110(4):670–685. https://doi.org/10.1080/00207217.2022.2059819
2. Cai YM, Huang R, 2014. Method for Inhibiting Programming Disturbance of Flash Memory. US Patent 20140017870.
3. Cao ZZ, Shan YE, Zhang YF, et al., 2021. A Configuration Method of Flash-based FPGA with Multistep Control. China Patent CN202111582283.1 (in Chinese).
4. Cao ZZ, Liu GZ, Shan YE, et al., 2022a. A configuration circuit design for Flash-based FPGA. Microelectr Comput, 39(11):118–128 (in Chinese). https://doi.org/10.19304/J.ISSN1000-7180.2022.0285
5. Cao ZZ, Liu GZ, Shan YE, et al., 2022b. A step configuration method for Flash-based FPGA. Microelectr Comput, 39(12):115–124 (in Chinese). https://doi.org/10.19304/J.ISSN1000-7180.2022.0292