1. Cheema, H.M., Mahmoudi, R., van Roermund, A., 2010. A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS. IEEE Asia Pacific Conf. on Circuits and Systems, p.967–970. [doi:10.1109/APCCAS.2010.5774963]
2. Chen, H.K., Wang, T., Lu, S.S., 2011. A millimeter-wave CMOS triple-band phase-locked loop with a multimode LC-based ILFD. IEEE Trans. Microw. Theory Tech., 59(5):1327–1338. [doi:10.1109/TMTT.2011.2117434]
3. Ding, Y., Kenneth, K.O., 2007. A 21 GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS. IEEE J. Solid-State Circ., 42(6):1240–1249. [doi:10.1109/JSSC.2007.897140]
4. Eschenko, E., Candidate, M.S., Entesari, K., 2007. A low noise 13 GHz power efficient 16/17 prescaler with rail to rail output amplitude. Proc. 50th Midwest Symp. on Circuits and Systems, p.427–430. [doi:10.1109/MWSCAS.2007.4488621]
5. Gai, X.L., Chartier, S., Trasser, A., et al., 2011. A 35 GHz dual-loop PLL with low phase noise and fast lock for millimeter wave applications. IEEE MTT-S Int. Microwave Symp. Digest, p.1–4. [doi:10.1109/MWSYM.2011.5972664]