1. Berezowski, K.S., Vrudhula, S.B.K., 2005. Automatic Design of Binary and Multiple-Valued Logic Gates on RTD Series. 8th Euromicro Conf. on Digital System Design—Architectures, Methods and Tools, p.139–142. [doi:10. 1109/DSD.2005.21]
2. Berezowski, K.S., Vrudhula, S.B.K., 2007. Multiple-Valued Logic Circuits Design Using Negative Differential Resistance Devices. Proc. 37th Int. Symp. on Multiple-Valued Logic, p.24–30. [doi:10.1109/ISMVL.2007.36]
3. Bhattacharya, M., Kulkarni, S., Gonzalez, A., Mazumder, P., 2000. Prototyping Technique for Large-Scale RTD-CMOS Circuits. IEEE Int. Symp. on Circuits and Systems, p.635–638.
4. Ebata, T., Omae, U., Machida, K., Hoshi, K., Waho, T., 2010. Enhancement of Comparator Operation Speed by Using Negative-Differential-Resistance Devices. Proc. IEEE Int. Symp. on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, p.3020–3023. [doi:10.1109/ISCAS.2010.5538003]
5. González, A.F., Bhattacharya, M., Kulkarni, S., Mazumder, P., 2001. CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differential-resistance devices. IEEE J. Sol. State Circ., 36(6):924–932. [doi:10.1109/4.924855]