Author:
Liu Peng,Xia Bing-jie,Teng Zhao-wei
Publisher
Zhejiang University Press
Reference21 articles.
1. Choi, B., Chiang, C., Kawa, J., Sarrafzadeh, M., 2004. Routing Resources Consumption on M-arch and X-arch. Proc. 5th International Symposium on ISCAS. Vancouver, Canada, p.73–76.
2. Dai, W.J., Huang, D., Chang, C.C., Courtoy, M., 2003. Silicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design. Proc. ASP-DAC. Kitakyushu, Japan, p.635–639.
3. Ho, T.Y., Chang, C.F., Chang, Y.W., Chen, S.J., 2005. Multilevel Full-chip Routing for the X-based Architecture. DAC 2005. Anaheim, California, USA, p.597–602.
4. Ito, N., Komatsu, H., Tanamura, Y., Yamashita, R., Sugiyama, H., Sugiyama, Y., Hamamura, H., 2003. A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor. Proc. 21st International Conference on Computer Design. San Jose, CA, USA, p.204–210.
5. Kalla, R., Sinharoy, B., Tendler, J.M., 2004. IBM Power5 chip: a dual-core multithreaded processor. IEEE Micro, 24(2):40–47. [doi:10.1109/MM.2004.1289290]
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献