1. Continuing to Shrink: Next-Generation Lithography – Progress and Prospects;Brink,2013
2. Tunable Sensors for Process-Aware Voltage Scaling;Chan,2012
3. Post-Routing Back-End-of-Line Layout Optimization for Improved Time-Dependent Dielectric Breakdown Reliability;Chan,2013
4. Double Patterning Design Split Implementation and Validation for the 32nm Node;Drapeau,2007
5. Pitch Doubling Through Dual-Patterning Lithography: Challenges in Integration and Litho Budgets;Dusa,2007