1. Technology / System Codesign and Benchmarking for Lateral and Vertical GAA Nanowire FETs at 5-nm Technology Node;Pan,2015
2. Exploring Sub-20nm FinFET Design with Predictive Technology Models;Sinha,2012
3. Device and Circuit Performance Estimation of Junctionless Bulk FinFETs;Han,2013
4. High-Performance Fully Depleted Silicon Nanowire (Diameter ≤ 5 nm);Singh;Gate-All-Around CMOS Devices.,2006
5. Multiple-gate SOI MOSFETs: device design guidelines