Author:
Song Youngsoo,Jung Jinwook,Hyun Daijoon,Shin Youngsoo
Reference12 articles.
1. Impact of Wire Geometry on Interconnect RC and Circuit Delay
2. A smart design paradigm for smart chips;Hou,2017
3. Holistic technology optimization and key enablers for 7nm mobile SoC;Song,2015
4. Performance- and energy-aware optimization of BEOL interconnect stack geometry in advanced technology nodes;Han,2017
5. Shaping a distributed-RC line to minimize Elmore delay
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献