Author:
Guo Jing,Janes Dustin W.,Mignot Yann,Johnson Richard C.,Chi Cheng,Liu Chi-Chun,Meli Luciana,Kuroda Takuya,DiPaola Domenico A.,Tanaka Yuji,Harumoto Masahiko,Felix Nelson M.,Corliss Daniel A.
Reference19 articles.
1. Cramming more components onto integrated circuits;Moore;Electronics,1965
2. Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond;Kim,2015
3. Making Wiring that Doesn’t Trip Up Computer Chips;Bourzac,2012
4. Electrical study of DSA shrink process and CD rectification effect at sub-60nm using EUV test vehicle;Chi,2017
5. DSA via hole shrink for advanced node applications;Chi,2016
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献