1. An interconnect-cenhic design flow for nanometer technologies;Cong,2001
2. Improving Performance, Power, and Area by Optimizing Gear Ratio of Gate-Metal Pitches in Sub-10nm Node CMOS Designs;Ban,2018
3. IR-drop Analysis for Validating Power Grids and Standard Cell Architectures in Advanced Node Designs;Ban;Inti. Symp. SPIE Advanced Lithography,2017
4. Mitigating IR-Drop with Design Technology Co-Optimization for Sub-Nanometer Node Technology
5. Machine learning applications on 3nm node technology and designs for improving block-level PPA;Shin;Inti. Symp. SPIE Advanced Lithography,2023