1. Low-power design and optimization of embedded SoC based on ultra-deep submicron process [D];Yajun,2018
2. Research on power optimization techniques for physical design based on 12nm chips[D];Simiao,2022
3. Power analysis and optimization of IoT control chip based on 55nm process[D];Kui,2021
4. Optimized Power Grid Planning for Enabling Low Power Features for Leakage Power Reduction in SOC