Author:
Raghavan Praveen,Gerousis Vassilios,Verkest Diederik,Mocuta Anda,Kim Ryan Ryoung Han,Spessot Alessio,Ryckaert Julien,Sherazi Syed Muhammad Yasser,Debacker Peter,Mattii Luca,Chae Jung Kyu
Reference6 articles.
1. Extreme scaling enabled by 5 tracks cells: Holistic design-device co-optimization for FinFETs and lateral nanowires;Bardon,2016
2. Overcoming scaling barriers through design technology CoOptimization
3. DTCO at N7 and beyond: patterning and electrical compromises and opportunities;Ryckaert,2015
4. Low track height standard-cell design in N5 using scaling boosters;Sherazi,2016
5. Architectural strategies in standard-cell design for the 7 nm and beyond technology node;Sherazi,2016
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献