1. Automatic latency balancing in VHDL-implemented complex pipelined systems;Zabolotny,2015
2. Pipelining of Arithmetic Functions
3. Pipelined digital design in SRAM FPGAs;Ho,1997
4. CMS Collaboration, [CMS Technical Design Report for the Level-1 Trigger Upgrade], no. CERN-LHCC-2013-011. CMS-TDR-12 in Technical Design Report CMS (Jun 2013). https://cds.cern.ch/record/1556311.
5. FPGA implementation of overlap MTF trigger: preliminary study;Zabołotny,2014