1. Formal derivation of optimal active shielding for low-power on-chip buses
2. The future of wires;Ho,2001
3. R. Ho, M. Ken, and M. Horowitz, “Managing wire scaling: a circuit perspective,” 177–179.
4. [The National Technology Roadmap for Semiconductors] Semiconductor Industry Association, (1997).
5. J. Warnock, [Circuit design challenges at the 14nm technology node] ACM, San Diego, California (2011).