Author:
Oyama Kenichi,Hara Arisa,Koike Kyohei,Yamato Masatoshi,Yamauchi Shohei,Natori Sakurako,Yaegashi Hidetami
Reference6 articles.
1. Low k1 Logic Design using Gridded Design Rules;Smayling,2008
2. Noble approaches on double-patterning process toward sub-15nm
3. Sustainability and applicability of spacer-related patterning towards 7nm node;Oyama,2015
4. Sub-12nm optical lithography with 4x pitch division and SMO-lite
5. Robust complementary technique with multiple-patterning for sub-10nm nm node device;Oyama,2014