1. Litho and patterning challenges for memory and logic applications at the 22nm node;Finders,2010
2. Solutions for 22nm node patterning using ArFi technology;Finders,2011
3. Joint-optimization of layout and litho for SRAM and Logic towards the 20nm node, using 193i;Bisschop,2011
4. Computational study of line tip printability of sub-20nm technology;Yuan,2012
5. Lithographic challenges and their solutions for critical layers in sub-14nm node logic devices;Chiou,2013