1. Improvement of process control using wafer geometry for enhanced manufacturability of advanced semiconductor devices;Lee,2015
2. Monitoring process-induced overlay errors through high resolution wafer geometry measurements;Turner,2014
3. Patterned wafer geometry grouping for improved overlay control;Lee,2017
4. Patterned wafer geometry (PWG) metrology for improving process-induced overlay and focus problems;Brunner,2016