Author:
Çetintav Işıl,Taşkın Deniz
Reference11 articles.
1. On the choice of the appropriate AES data encryption method for ZigBee nodes
2. High Throughput/Gate AES Hardware Architectures Based on Datapath Compression
3. L. Thulasimani and M. Madheswaran, “A Single Chip Design And Implementation Of AES-128/192/256 Encryption Algorithms,” Interna-tional Journal of Engineering Science and Technology 2, 1052–1059 (2010).
4. Y. Zhu, H. Zhang, and Y. Bao, “Study of the AES realization method on the reconfigurable hardware,” Proceedings - 2013 International Conference on Computer Sciences and Applications, CSA 2013, 72–76 (2013).
5. A. Gielata, P. Russek, and K. Wiatr, “AES hardware implementation in FPGA for algorithm acceleration purpose,” ICSES’08 - ICSES 2008 International Conference on Signals and Electronic Systems, Proceedings, 137–140 (2008).