1. Analysis of flip-chip packaging challenges on copper low-k interconnects
2. Packaging effects on reliability of cu/low-k interconnects
3. C. Odegard, C. Tz-Cheng, C. Hartfield, and V. Sundararaman, Proceedings of the 55th Electronic Components and Technology Conference, 2005, (2005), pp. 1163–1171.
4. C. J. Zhai, U. Ozkan, A. Dubey, Sidharth R. C., Blish, and R. N. Master, Proceedings of the 56th Electronic Components and Technology Conference, 2006 (2006), 9 pp.
5. W. Landers, D. Edelstein, L. Clevenger, C. Das, C. C. Yang, T. Aoki, F. Beaulieu, J. Casey, A. Cowley, M. Cullinan, T. Daubenspeck, C. Davis, J. Demarest, E. Duchesne, L. Guerin, D. Hawken, T. Ivers, M. Lane, X. Liu, T. Lombardi, C. McCarthy, C. Muzzy, J. Nadeau-Filteau, D. Questad, W. Sauter, T. Shaw, and J. Wright, Interconnect Technology Conference, 2004, Proceedings of the IEEE 2004 International (2004), pp. 108–110.