1. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
2. Three-dimensional wafer stacking via Cu-Cu bonding integrated with 65-nm strained-Si/low-k CMOS technology
3. Abnormal contact resistance reduction of bonded copper interconnects in three-dimensional integration during current stressing
4. B. Swinnen, W. Ruythooren, P. De Moor, L. Bogarets, L. Carbonell, K. De Munck, B. Eyckens, S. Stoukatch, D. Sabuncuolu Tezcan, Z. Tokei, J. Van Aelst, and E. Beyne, 2006 International Electron Devices Meeting (IEEE, New York, 2006), p. 105.
5. K. N. Chen, S. H. Lee, P. S. Andry, C. K. Tsang, A. W. Topol, Y. M. Lin, J. Q. Lin, A. M. Young, M. Leong, and W. Haensch, 2006 International Electron Devices Meeting (IEEE, New York, 2006), p. 101.