1. Time-triggered architecture: a consistent computing platform
2. Functional safety of electrical/electronic/programmable electronic safety-related systems German version EN 61508: 2010 [S], 2010. 4
3. Yang J, Wu C and Duan X. Analysis of Time-triggered Architecture Bus [J]. Aeronautical Computing Technique, 2013, 43(04):125–128.
4. Liu W C, Qiao L I, Feng H E, et al. Research on Time-Triggerd-Ethernet Synchronization and Scheduling Mechanism [J]. Aeronautical Computing Technique, 2011.
5. Wandeler E, Thiele L. Optimal TDMA time slot and cycle length allocation for hard real-time systems [C]// Design Automation, 2006. Asia and South Pacific Conference on. 2006:479–484.ERTMS.