Author:
Rallapalli Phani Vidyadhar,Kommana Deepak,Goundla Sai Kethan,Bellamkonda Mahalakshmi
Reference10 articles.
1. Hamed Naseri and Somayeh Timarchi. “Low-power and fast full adder by exploring new XOR and XNOR gates”. In: IEEE transactions on very large scale integration (VLSI) systems 26.8 (2018), pp. 1481–1493.
2. Salam Surjit Singh, Dolly Leishangthem, Md Nasiruddin Shah, and Biraj Shougaijam. “A Unique design of hybrid full adder for the application of low power VLSI circuits”. In: 2020 4th international conference on electronics, communication and aerospace technology (ICECA). IEEE. 2020, pp. 260–264.
3. Jyoti Kandpal, Abhishek Tomar, Mayur Agarwal, and Kamal Kumar Sharma. “High-speed hybrid-logic full adder using high-performance 10-T XOR–XNOR cell”. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28.6 (2020), pp. 1413–1422.
4. Apoorva Raghunandan and DR Shilpa. “Design of High-Speed Hybrid Full Adders using FinFET 18nm Technology”. In: 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT). IEEE. 2019, pp. 410–415.
5. P Malini, G Naveen Balaji, K Boopathiraja, A Gautami, P Shanmugavadivu, and S Chenthur Pandian. “Design of swing dependent XOR XNOR gates based hybrid full adder”. In: 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS). IEEE. 2019, pp. 1164–1170.