Author:
Biswas Maitreyee,Dey Anup
Reference13 articles.
1. J. M. Rabaey, J. Ammer, T. Karalar, S. Li, B. Otis, M. Sheets, and T. Tuan, in Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International (IEEE, 2002), vol. 1, pp. 200–201
2. Interface Traps in InAs Nanowire Tunnel-FETs and MOSFETs—Part I: Model Description and Single Trap Analysis in Tunnel-FETs
3. Interface Traps in InAs Nanowire Tunnel FETs and MOSFETs—Part II: Comparative Analysis and Trap-Induced Variability
4. High-performance sub-10-nm monolayer black phosphorene tunneling transistors
5. H. Li, B. Shi, Y. Pan, J. Li, L. Xu, X. Zhang, F. Pan, J. Lu, Sub-5 nm Monolayer Black Phosphorene Tunneling Transistors, submitted.