Author:
Kumar G. Joselin Retna,Premi M. S. Godwin,Anusha N.,Kuzhaloli S.,Rajmohan M.
Reference18 articles.
1. Alias, N.E., Ishaak, S., Hong, K.J., Tan, M.L.P., Hamzah, A., and Wahab, Y.A.“ASIC implementation and optimization of 16 Bit SDRAM memory controller.” In 2020 IEEE International Conference on Semiconductor Electronics (ICSE), pp. 81–84,2020.
2. Jain, P., and Soni, M.M.“Design and optimization power in 10T SD RAM with voltage etimation using artficial intelligence.” 2021.
3. Memory Access Optimization of a Neural Network Accelerator Based on Memory Controller
4. Orsák, M., and Beneš, T.“High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories.” In 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) pp. 151–156, 2021.
5. Ojo, O.S., Chigozirim, A., and Oluwaninyo, O.D. “Research article implementation of wavelet-based architecture for optimization image filtering.”2020.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. IoT Enabled Space Vector Modulation Control for Multilevel Converters in Renewable Energy Systems;2023 International Conference on Power Energy, Environment & Intelligent Control (PEEIC);2023-12-19