Author:
Adupa Chakradhar,Mannepalli Chaithanya,Babu M. Sushanth,Ijjada Sreenivasa Rao
Reference18 articles.
1. Z. Zhu, and Z. L. Hong, "A Current Self-Trimming 14 bit 50MS/s CMOS DAC. Acta Electronica Sinica, 31(2), pp. 2003306–308.
2. M.Clara, W.Klatzer, B. Seger, A. Di Giandomenico, and L. Gori, (). A 1.5 V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13/spl mu/m CMOS", IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2007, pp. 250–600.
3. Q. Huang, P. A. Francese, C.Martelli, and J. Nielsen, "A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS", In 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 04CH37519), 2004, pp. 364–532.
4. Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18-$\mu$m CMOS
5. Matching properties of MOS transistors