Author:
Sadhineni Harika,Josaph S.,Vaishnavi N.
Reference5 articles.
1. M. Mohan and S. S. Pillai, “Review on lfsr for low power bist”, in 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC) (IEEE, 2019) pp. 873–876.
2. R. Oommen, M. K. George, and S. Joseph, “Study and analysis of various lfsr architectures”, in 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET) (IEEE, 2018) pp. 1–6.
3. P. P. Chu and R. E. Jones, “Design techniques of fpga based random number generator”, in Military and Aerospace Applications of Pro-grammable Devices and Technologies Conference, Vol. 1 (Citeseer, 1999) pp. 28–30.
4. D. Datta, B. Datta, and H. S. Dutta, “Design and implementation of multibit lfsr on fpga to generate pseudorandom sequence number”, in 2017 Devices for Integrated Circuit (DevIC) (IEEE, 2017) pp. 346–349.
5. P. Dhanesh and A. J. Balaji, “Dual threshold bit-swapping lfsr for power reduction in bist”, in 2015 International Conference on Advanced Computing and Communication Systems (IEEE, 2015) pp. 1–3.