Author:
Jayapraba A. Anjaline,Samiappan Dhandapani
Reference13 articles.
1. Nadisha E. B., Akhila P. R., Carry Select Adder Implementation using Asynchronous Fine Grain Power Gated Logic” International Journal of Science and Research (IJSR), 4.438 Volume 4 Issue 11, November 2015.
2. Manash Chanda, Sankalp Jain, Swapnadip De, and Chandan Kumar Sarkar, “Implementation of Sub threshold Adiabatic Logic for Ultralow-Power Application”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems IEEE,2015.
3. B. Deepanraj, N. Senthilkumar, T. Jarin, Ali Etem Gurel, L. Syam Sundar, A. Vivek Anand, Intelligent wild geese algorithm with deep learning driven short term load forecasting for sustainable energy management in microgrids, Sustainable Computing: Informatics and Systems, Vol. 36, 2022, 100813
4. Durgesh Patel, S. R. P. Sinha, Meenakshi Shree “Adiabatic Logic Circuits for Low Power VLSI Applications”, International Journal of Science and Research (IJSR), vol.5, issue 4, April 2016
5. V. Suganyaa, G.R. Mahendrababu, K.R.S. Deepa, G. Vinothini, “Asynchrobatic Power-Gated Logic with PCR Implementation”, International Journal of Advanced Information Science and Technology (IJAIST), Vol.23, No.23, March 2014.