1. Two test generation methods for sequential circuits
2. R. Sankaralingam and N. A. Touba, Controlling peak power during scan testing, IEEE VLSI Test Symposium, 153–159, (2002).
3. K. V. A. Reddy and S. Chattopadahyay, An efficient algorithm to reduce test power consumption by scan cell and scan vector reordering, Proceedings of the IEEE INDICON 2004. First India Annual Conference, 373–376, (2004).
4. Yu Hu, Yin-He Han, Xiao-Wei Li, Hua-Wei Li and Xiao-Qing Wen, Compression/scan co-design for reducing test data volume, scan-in power dissipation and test application time, International Symposium on Dependable Computing (PRDC'05), 8 (2005).
5. Sinduja V, S. Raghav and Anita J P, Efficient don't-care filling method to achieve reduction in test power, International Conference on Advances in Computing, Communications and Informatics (ICACCI), 478–482, (2015).