1. Power-constrained CMOS scaling limits
2. High-k/Ge MOSFETs for future nanoelectronics
3. Nanometre-scale electronics with III–V compound semiconductors
4. J. Lin ,
D. A. Antoniadis , and
J. A. del Alamo , in Proceedings of IEEE International Electron Devices Meeting (IEDM) (2012), pp. 357–360.
5. M. Radosavljevic ,
G. Dewey ,
D. Basu ,
J. Boardman ,
B. Chu-Kung ,
J. M. Fastenau ,
S. Kabehie ,
J. Kavalieros ,
V. Le ,
W. K. Liu ,
D. Lubyshev ,
M. Metz ,
K. Millard ,
N. Mukherjee ,
L. Pan ,
R. Pillarisetty ,
W. Rachmady ,
U. Shah ,
H. W. Then , and
R. Chau , in Proceedings of IEEE International Electron Devices Meeting (IEDM) (2011), pp. 765–768.