1. B. Gierlichs, G. Hospodar, I. Verbauwhede, E. De Mulderand J. Vandewalle, “Machine learning in side-channel analysis: a first study,” J. Cryptogr. Eng., vol. 1, no. 4, p. 293, Year: 2021.
2. D. Das “X-DeepSCA: Cross-Device Deep Learning Side Channel Attack,” in 56th Annual Design proceedings on Automation Conference 2020, New York, USA, 2019, pp. 134:1–134:6, 2020.
3. W. He, C. Tu, E. De Le Torre, N. Gao, Liu Z., and Liu .A, “A progressive dual-rail routing repair approach for FPGA implementation of Crypto algorithm,” in Information Security Practice and Experience, Berlin, Germany: Springer, pp. 217–231, Year: 2019.
4. Z. Zhang, S. Lu, and Papaefthymiou M., “A 1.25 pJ/bit 0.048 mm2 AES core with DPA resistance for IoT devices,” IEEE Asian Solid-State Circuits Conference, Seoul, South Korea, pp. 65–68, Nov. 2019.
5. AES-Based Security Coprocessor IC in 0.18-<tex>$muhbox m$</tex>CMOS With Resistance to Differential Power Analysis Side-Channel Attacks