Author:
Karthihaa A.,Karthika S.,Priyadharshini K. Mari,Sivasankari L.,Anand I. Vivek,Samuel T. S. Arun
Reference13 articles.
1. Design and Implementation of a High-Performance and Complexity-Effective VLIW DSP for Multimedia Applications
2. A VLIW processor with reconfigurable instruction set for embedded applications
3. BRLoop: Constructing balanced retimed loop to architect STT-RAM-based hybrid cache for VLIW processors
4. T. Avudaiappan, V. Vijayan, S. Sundara Pandiyan, M. Saravanan, S.Dinesh, Journal of Applied Fluid Mechanics., 11, 129–134, (2018).
5. W. Wen-mei, A. Hwu Scott, Y. Mahlke William, P. Chen Pohua, J. Chang Nancy, A. Warter Roger, G. Bringmann Roland and E. Ouellette Richard, E. Grant, G. Haab John Holm, Journal of Supercomputing., 7(1-2), (1993).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. The Architecture;Handbook of Computer Architecture;2023